



# **INTEL ADVISOR: ROOFLINE AUTOMATION COMMAND LINE AND GUI**

Intel Software and Services, 2017

Zakhar Matveev, PhD, Product architect

# Roofline access and how-to

- For 2017 Update 1

(!) Requires env variable set before running command line or GUI:

```
export ADVIXE_EXPERIMENTAL=roofline
```

- Starting from 2017 Update 2

**Just available by default**

# Roofline access and how-to

## command line example

(optional) > **source** **advixe-vars.sh**

(optional) > **export** **ADVIXE\_EXPERIMENTAL=roofline**

> **advixe-cl --collect survey** **-no-auto-finalize** --project-dir ./your\_project  
-- <your-executable-with-parameters>

> **advixe-cl --collect tripcounts** **-flops-and-masks** --project-dir  
./your\_project -- <your-executable-with-parameters>

> **advixe-gui** ./your\_project

FLOP/S =  
#FLOP/Seconds

1<sup>st</sup> pass  
Obtain "Seconds"  
1.1x overhead

2<sup>nd</sup> pass  
Obtain #FLOP count:  
3x-5x overhead

Launch GUI

# MPI and Cori-specific

## 1<sup>st</sup> step:

```
srn -n <num-of-ranks> -c <num_of_cores_per_rank> advixe-cl -v -collect  
survey -project-dir=<same_dir_name> -data-limit=0 <your_executable>
```


## 2<sup>nd</sup> step:

```
srn -n <num-of-ranks> -c <num_of_cores_per_rank> advixe-cl -v -collect  
tripcounts -flops-and-masks -project-dir=<same_dir_name> -data-limit=0  
<your_executable>
```

Don't use home dir, use

```
cd $SCRATCH
```

# Roofline GUI access and how-to: GUI




1) **“Run Roofline”** is most automated way.

2) You can also use 2 separate runs:

1. Survey
2. TripCounts (remember to switch **FLOPs** ON)

3) Batch Mode

# Roofline Chart



# Trouble-shooting

# Observe slower Suvey analysis or “finalization”? (1.5x slower than native run and more )

Change default call stacks processing mode (especially for Fortran)

`-collect survey -stackwalk-mode=online -no-stack-stitching`


Consider disabling system modules and non-interesting moduels processing:

`-collect survey -module-filter-mode=include -module-filter=foo.so`



# Observe slower Suvey analysis or “finalization”? (1.5x slower than native run and more )

Same thing is configurable via GUI:



# Observe slow tripcounts/FLOP analysis ?? ( > 8x slower than native and more )

## FLOPS only , disable TripCounts:

- collect tripcounts –flops-and-masks –no-trip-counts

## TripCounts only, disable FLOPS (No Roofline):

- collect tripcounts


## TripCounts and FLOPS:

- collect tripcounts –flops-and-masks

**BACKUP**

# Batch Mode Workflow Saves Time

## Intel® Advisor - Vectorization Advisor



Turn On  
Batch Mode

Run several analyses in batch  
as a single run

Select  
analyses to  
run

Contains pre-selected criteria  
for advanced analyses

Click  
Collect all

### Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.



# Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.


Copyright © 2015, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

# Configurations for Binomial Options SP



## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

Performance measured in Intel Labs by Intel employees

## Platform Hardware and Software Configuration

Platform	Unscaled Core Frequency	Cores/Socket	Num Sockets	L1 Data Cache	L1 I Cache	L2 Cache	L3 Cache	Memory	Memory Frequency	Memory Access	H/W Prefetchers Enabled	HT Enabled	Turbo Enabled	C States	O/S Name	Operating System	Compiler Version
Intel® Xeon™ 5472 Processor	3.0 GHZ	4	2	32K	32K	12 MB	None	32 GB	800 MHZ	UMA	Y	N	N	Disable d	Fedora 20	3.11.10-301.fc20	icc version 14.0.1
Intel® Xeon™ X5570 Processor	2.93 GHZ	4	2	32K	32K	256K	8 MB	48 GB	1333 MHZ	NUMA	Y	Y	Y	Disable d	Fedora 20	3.11.10-301.fc20	icc version 14.0.1
Intel® Xeon™ X5680 Processor	3.33 GHZ	6	2	32K	32K	256K	12 MB	48 MB	1333 MHZ	NUMA	Y	Y	Y	Disable d	Fedora 20	3.11.10-301.fc20	icc version 14.0.1
Intel® Xeon™ E5 2690 Processor	2.9 GHZ	8	2	32K	32K	256K	20 MB	64 GB	1600 MHZ	NUMA	Y	Y	Y	Disable d	Fedora 20	3.11.10-301.fc20	icc version 14.0.1
Intel® Xeon™ E5 2697v2 Processor	2.7 GHZ	12	2	32K	32K	256K	30 MB	64 GB	1867 MHZ	NUMA	Y	Y	Y	Disable d	Fedora 20	3.11.10-301.fc20	icc version 14.0.1
Codename Haswell	2.2 GHz	14	2	32K	32K	256K	35 MB	64 GB	2133 MHZ	NUMA	Y	Y	Y	Disable d	Fedora 20	3.13.5-202.fc20	icc version 14.0.1

## Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.



